2086 lines
80 KiB
C
2086 lines
80 KiB
C
/**
|
|
******************************************************************************
|
|
* @file stm32g0xx_ll_system.h
|
|
* @author MCD Application Team
|
|
* @brief Header file of SYSTEM LL module.
|
|
*
|
|
******************************************************************************
|
|
* @attention
|
|
*
|
|
* Copyright (c) 2018 STMicroelectronics.
|
|
* All rights reserved.
|
|
*
|
|
* This software is licensed under terms that can be found in the LICENSE file
|
|
* in the root directory of this software component.
|
|
* If no LICENSE file comes with this software, it is provided AS-IS.
|
|
*
|
|
******************************************************************************
|
|
@verbatim
|
|
==============================================================================
|
|
##### How to use this driver #####
|
|
==============================================================================
|
|
[..]
|
|
The LL SYSTEM driver contains a set of generic APIs that can be
|
|
used by user:
|
|
(+) Some of the FLASH features need to be handled in the SYSTEM file.
|
|
(+) Access to DBG registers
|
|
(+) Access to SYSCFG registers
|
|
(+) Access to VREFBUF registers
|
|
|
|
@endverbatim
|
|
******************************************************************************
|
|
*/
|
|
|
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
|
#ifndef STM32G0xx_LL_SYSTEM_H
|
|
#define STM32G0xx_LL_SYSTEM_H
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
|
#include "stm32g0xx.h"
|
|
|
|
/** @addtogroup STM32G0xx_LL_Driver
|
|
* @{
|
|
*/
|
|
|
|
#if defined (FLASH) || defined (SYSCFG) || defined (DBG)
|
|
|
|
/** @defgroup SYSTEM_LL SYSTEM
|
|
* @{
|
|
*/
|
|
|
|
/* Private types -------------------------------------------------------------*/
|
|
/* Private variables ---------------------------------------------------------*/
|
|
|
|
/* Private constants ---------------------------------------------------------*/
|
|
/** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
|
|
* @{
|
|
*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/* Private macros ------------------------------------------------------------*/
|
|
|
|
/* Exported types ------------------------------------------------------------*/
|
|
/* Exported constants --------------------------------------------------------*/
|
|
/** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
|
|
* @{
|
|
*/
|
|
|
|
/** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
|
|
* @{
|
|
*/
|
|
#define LL_SYSCFG_REMAP_FLASH 0x00000000U /*!< Main Flash memory mapped at 0x00000000 */
|
|
#define LL_SYSCFG_REMAP_SYSTEMFLASH SYSCFG_CFGR1_MEM_MODE_0 /*!< System Flash memory mapped at 0x00000000 */
|
|
#define LL_SYSCFG_REMAP_SRAM (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0) /*!< Embedded SRAM mapped at 0x00000000 */
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/** @defgroup SYSTEM_LL_EC_PIN_RMP SYSCFG PIN RMP
|
|
* @{
|
|
*/
|
|
#define LL_SYSCFG_PIN_RMP_PA11 SYSCFG_CFGR1_PA11_RMP /*!< PA11 pad behaves as PA9 pin */
|
|
#define LL_SYSCFG_PIN_RMP_PA12 SYSCFG_CFGR1_PA12_RMP /*!< PA12 pad behaves as PA10 pin */
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
|
|
#if defined(SYSCFG_CFGR1_IR_MOD)
|
|
/** @defgroup SYSTEM_LL_EC_IR_MOD SYSCFG IR Modulation
|
|
* @{
|
|
*/
|
|
#define LL_SYSCFG_IR_MOD_TIM16 (SYSCFG_CFGR1_IR_MOD_0 & SYSCFG_CFGR1_IR_MOD_1) /*!< 00: Timer16 is selected as IRDA Modulation enveloppe source */
|
|
#define LL_SYSCFG_IR_MOD_USART1 (SYSCFG_CFGR1_IR_MOD_0) /*!< 01: USART1 is selected as IRDA Modulation enveloppe source */
|
|
#if defined(USART4)
|
|
#define LL_SYSCFG_IR_MOD_USART4 (SYSCFG_CFGR1_IR_MOD_1) /*!< 10: USART4 is selected as IRDA Modulation enveloppe source */
|
|
#else
|
|
#define LL_SYSCFG_IR_MOD_USART2 (SYSCFG_CFGR1_IR_MOD_1) /*!< 10: USART2 is selected as IRDA Modulation enveloppe source */
|
|
#endif /* USART4 */
|
|
/**
|
|
* @}
|
|
*/
|
|
/** @defgroup SYSTEM_LL_EC_IR_POL SYSCFG IR Polarity
|
|
* @{
|
|
*/
|
|
#define LL_SYSCFG_IR_POL_NOT_INVERTED 0x00000000U /*!< 0: Output of IRDA (IROut) not inverted */
|
|
#define LL_SYSCFG_IR_POL_INVERTED (SYSCFG_CFGR1_IR_POL) /*!< 1: Output of IRDA (IROut) inverted */
|
|
/**
|
|
* @}
|
|
*/
|
|
#endif /* SYSCFG_CFGR1_IR_MOD */
|
|
|
|
#if defined(SYSCFG_CFGR1_BOOSTEN)
|
|
/** @defgroup SYSTEM_LL_EC_BOOSTEN SYSCFG I/O analog switch voltage booster enable
|
|
* @{
|
|
*/
|
|
#define LL_SYSCFG_CFGR1_BOOSTEN SYSCFG_CFGR1_BOOSTEN /*!< I/O analog switch voltage booster enable */
|
|
/**
|
|
* @}
|
|
*/
|
|
#endif /* SYSCFG_CFGR1_BOOSTEN */
|
|
|
|
#if defined(SYSCFG_CFGR1_UCPD1_STROBE) || defined(SYSCFG_CFGR1_UCPD2_STROBE)
|
|
/** @defgroup SYSTEM_LL_EC_UCPD_DBATTDIS SYSCFG UCPD Dead Battery feature Disable
|
|
* @{
|
|
*/
|
|
#define LL_SYSCFG_UCPD1_STROBE SYSCFG_CFGR1_UCPD1_STROBE /*!< UCPD1 STROBE sw configuration */
|
|
#define LL_SYSCFG_UCPD2_STROBE SYSCFG_CFGR1_UCPD2_STROBE /*!< UCPD2 STROBE sw configuration */
|
|
/**
|
|
* @}
|
|
*/
|
|
#endif /* SYSCFG_CFGR1_UCPD1_STROBE) || SYSCFG_CFGR1_UCPD2_STROBE */
|
|
|
|
/** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
|
|
* @{
|
|
*/
|
|
#define LL_SYSCFG_I2C_FASTMODEPLUS_PB6 SYSCFG_CFGR1_I2C_PB6_FMP /*!< I2C PB6 Fast mode plus */
|
|
#define LL_SYSCFG_I2C_FASTMODEPLUS_PB7 SYSCFG_CFGR1_I2C_PB7_FMP /*!< I2C PB7 Fast mode plus */
|
|
#define LL_SYSCFG_I2C_FASTMODEPLUS_PB8 SYSCFG_CFGR1_I2C_PB8_FMP /*!< I2C PB8 Fast mode plus */
|
|
#define LL_SYSCFG_I2C_FASTMODEPLUS_PB9 SYSCFG_CFGR1_I2C_PB9_FMP /*!< I2C PB9 Fast mode plus */
|
|
#if defined(SYSCFG_CFGR1_I2C1_FMP)
|
|
#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 SYSCFG_CFGR1_I2C1_FMP /*!< Enable I2C1 Fast mode Plus */
|
|
#endif /*SYSCFG_CFGR1_I2C1_FMP*/
|
|
#if defined(SYSCFG_CFGR1_I2C2_FMP)
|
|
#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 SYSCFG_CFGR1_I2C2_FMP /*!< Enable I2C2 Fast mode plus */
|
|
#endif /*SYSCFG_CFGR1_I2C2_FMP*/
|
|
#if defined(SYSCFG_CFGR1_I2C_PA9_FMP)
|
|
#define LL_SYSCFG_I2C_FASTMODEPLUS_PA9 SYSCFG_CFGR1_I2C_PA9_FMP /*!< Enable Fast Mode Plus on PA9 */
|
|
#endif /*SYSCFG_CFGR1_I2C_PA9_FMP*/
|
|
#if defined(SYSCFG_CFGR1_I2C_PA10_FMP)
|
|
#define LL_SYSCFG_I2C_FASTMODEPLUS_PA10 SYSCFG_CFGR1_I2C_PA10_FMP /*!< Enable Fast Mode Plus on PA10 */
|
|
#endif /*SYSCFG_CFGR1_I2C_PA10_FMP*/
|
|
#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
|
|
#if defined(SYSCFG_CFGR1_I2C3_FMP)
|
|
#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 SYSCFG_CFGR1_I2C3_FMP /*!< Enable I2C3 Fast mode plus */
|
|
#endif /*SYSCFG_CFGR1_I2C3_FMP*/
|
|
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
|
|
* @{
|
|
*/
|
|
#define LL_SYSCFG_TIMBREAK_ECC SYSCFG_CFGR2_ECCL /*!< Enables and locks the ECC error signal
|
|
with Break Input of TIM1/15/16/17 */
|
|
#if defined (PWR_PVD_SUPPORT)
|
|
#define LL_SYSCFG_TIMBREAK_PVD SYSCFG_CFGR2_PVDL /*!< Enables and locks the PVD connection
|
|
with TIM1/15/16/17 Break Input and also
|
|
the PVDE and PLS bits of the Power Control Interface */
|
|
#endif /* PWR_PVD_SUPPORT */
|
|
#define LL_SYSCFG_TIMBREAK_SRAM_PARITY SYSCFG_CFGR2_SPL /*!< Enables and locks the SRAM_PARITY error signal
|
|
with Break Input of TIM1/15/16/17 */
|
|
#define LL_SYSCFG_TIMBREAK_LOCKUP SYSCFG_CFGR2_CLL /*!< Enables and locks the LOCKUP (Hardfault) output of
|
|
CortexM0 with Break Input of TIM1/15/16/17 */
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
#if defined(SYSCFG_CDEN_SUPPORT)
|
|
/** @defgroup SYSTEM_LL_EC_CLAMPING_DIODE SYSCFG CLAMPING DIODE
|
|
* @{
|
|
*/
|
|
#define LL_SYSCFG_CFGR2_PA1_CDEN SYSCFG_CFGR2_PA1_CDEN /*!< Enables Clamping diode of PA1 */
|
|
#define LL_SYSCFG_CFGR2_PA3_CDEN SYSCFG_CFGR2_PA3_CDEN /*!< Enables Clamping diode of PA3 */
|
|
#define LL_SYSCFG_CFGR2_PA5_CDEN SYSCFG_CFGR2_PA5_CDEN /*!< Enables Clamping diode of PA5 */
|
|
#define LL_SYSCFG_CFGR2_PA6_CDEN SYSCFG_CFGR2_PA6_CDEN /*!< Enables Clamping diode of PA6 */
|
|
#define LL_SYSCFG_CFGR2_PA13_CDEN SYSCFG_CFGR2_PA13_CDEN /*!< Enables Clamping diode of PA13 */
|
|
#define LL_SYSCFG_CFGR2_PB0_CDEN SYSCFG_CFGR2_PB0_CDEN /*!< Enables Clamping diode of PB0 */
|
|
#define LL_SYSCFG_CFGR2_PB1_CDEN SYSCFG_CFGR2_PB1_CDEN /*!< Enables Clamping diode of PB1 */
|
|
#define LL_SYSCFG_CFGR2_PB2_CDEN SYSCFG_CFGR2_PB2_CDEN /*!< Enables Clamping diode of PB2 */
|
|
/**
|
|
* @}
|
|
*/
|
|
#endif /* SYSCFG_CDEN_SUPPORT */
|
|
|
|
/** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
|
|
* @{
|
|
*/
|
|
#if defined(DBG_APB_FZ1_DBG_TIM2_STOP)
|
|
#define LL_DBGMCU_APB1_GRP1_TIM2_STOP DBG_APB_FZ1_DBG_TIM2_STOP /*!< TIM2 counter stopped when core is halted */
|
|
#endif /*DBG_APB_FZ1_DBG_TIM2_STOP*/
|
|
#define LL_DBGMCU_APB1_GRP1_TIM3_STOP DBG_APB_FZ1_DBG_TIM3_STOP /*!< TIM3 counter stopped when core is halted */
|
|
#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
|
|
#define LL_DBGMCU_APB1_GRP1_TIM4_STOP DBG_APB_FZ1_DBG_TIM4_STOP /*!< TIM4 counter stopped when core is halted */
|
|
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
|
|
#if defined(DBG_APB_FZ1_DBG_TIM6_STOP)
|
|
#define LL_DBGMCU_APB1_GRP1_TIM6_STOP DBG_APB_FZ1_DBG_TIM6_STOP /*!< TIM6 counter stopped when core is halted */
|
|
#endif /*DBG_APB_FZ1_DBG_TIM6_STOP*/
|
|
#if defined(DBG_APB_FZ1_DBG_TIM7_STOP)
|
|
#define LL_DBGMCU_APB1_GRP1_TIM7_STOP DBG_APB_FZ1_DBG_TIM7_STOP /*!< TIM7 counter stopped when core is halted */
|
|
#endif /*DBG_APB_FZ1_DBG_TIM7_STOP*/
|
|
#define LL_DBGMCU_APB1_GRP1_RTC_STOP DBG_APB_FZ1_DBG_RTC_STOP /*!< RTC Calendar frozen when core is halted */
|
|
#define LL_DBGMCU_APB1_GRP1_WWDG_STOP DBG_APB_FZ1_DBG_WWDG_STOP /*!< Debug Window Watchdog stopped when Core is halted */
|
|
#define LL_DBGMCU_APB1_GRP1_IWDG_STOP DBG_APB_FZ1_DBG_IWDG_STOP /*!< Debug Independent Watchdog stopped when Core is halted */
|
|
#define LL_DBGMCU_APB1_GRP1_I2C1_STOP DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP /*!< I2C1 SMBUS timeout mode stopped when Core is halted */
|
|
#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
|
|
#define LL_DBGMCU_APB1_GRP1_I2C2_STOP DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP /*!< I2C2 SMBUS timeout mode stopped when Core is halted */
|
|
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
|
|
#if defined(DBG_APB_FZ1_DBG_LPTIM2_STOP)
|
|
#define LL_DBGMCU_APB1_GRP1_LPTIM2_STOP DBG_APB_FZ1_DBG_LPTIM2_STOP /*!< LPTIM2 counter stopped when Core is halted */
|
|
#endif /* DBG_APB_FZ1_DBG_LPTIM2_STOP */
|
|
#if defined(DBG_APB_FZ1_DBG_LPTIM1_STOP)
|
|
#define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP DBG_APB_FZ1_DBG_LPTIM1_STOP /*!< LPTIM1 counter stopped when Core is halted */
|
|
#endif /* DBG_APB_FZ1_DBG_LPTIM1_STOP */
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
|
|
* @{
|
|
*/
|
|
#define LL_DBGMCU_APB2_GRP1_TIM1_STOP DBG_APB_FZ2_DBG_TIM1_STOP /*!< TIM1 counter stopped when core is halted */
|
|
#if defined(DBG_APB_FZ2_DBG_TIM14_STOP)
|
|
#define LL_DBGMCU_APB2_GRP1_TIM14_STOP DBG_APB_FZ2_DBG_TIM14_STOP /*!< TIM14 counter stopped when core is halted */
|
|
#endif /* DBG_APB_FZ2_DBG_TIM14_STOP */
|
|
#if defined(DBG_APB_FZ2_DBG_TIM15_STOP)
|
|
#define LL_DBGMCU_APB2_GRP1_TIM15_STOP DBG_APB_FZ2_DBG_TIM15_STOP /*!< TIM15 counter stopped when core is halted */
|
|
#endif /*DBG_APB_FZ2_DBG_TIM15_STOP*/
|
|
#define LL_DBGMCU_APB2_GRP1_TIM16_STOP DBG_APB_FZ2_DBG_TIM16_STOP /*!< TIM16 counter stopped when core is halted */
|
|
#define LL_DBGMCU_APB2_GRP1_TIM17_STOP DBG_APB_FZ2_DBG_TIM17_STOP /*!< TIM17 counter stopped when core is halted */
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
|
|
#if defined(VREFBUF)
|
|
/** @defgroup SYSTEM_LL_EC_VOLTAGE VREFBUF VOLTAGE
|
|
* @{
|
|
*/
|
|
#define LL_VREFBUF_VOLTAGE_SCALE0 0x00000000U /*!< Voltage reference scale 0 (VREF_OUT1) */
|
|
#define LL_VREFBUF_VOLTAGE_SCALE1 VREFBUF_CSR_VRS /*!< Voltage reference scale 1 (VREF_OUT2) */
|
|
/**
|
|
* @}
|
|
*/
|
|
#endif /* VREFBUF */
|
|
|
|
/** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
|
|
* @{
|
|
*/
|
|
#define LL_FLASH_LATENCY_0 0x00000000U /*!< FLASH Zero Latency cycle */
|
|
#define LL_FLASH_LATENCY_1 FLASH_ACR_LATENCY_0 /*!< FLASH One Latency cycle */
|
|
#define LL_FLASH_LATENCY_2 FLASH_ACR_LATENCY_1 /*!< FLASH Two wait states */
|
|
#define LL_FLASH_LATENCY_3 (FLASH_ACR_LATENCY_1 | FLASH_ACR_LATENCY_0) /*!< FLASH Three wait states */
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/* Exported macro ------------------------------------------------------------*/
|
|
|
|
/* Exported functions --------------------------------------------------------*/
|
|
/** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
|
|
* @{
|
|
*/
|
|
|
|
/** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
|
|
* @{
|
|
*/
|
|
|
|
/**
|
|
* @brief Set memory mapping at address 0x00000000
|
|
* @rmtoll SYSCFG_CFGR1 MEM_MODE LL_SYSCFG_SetRemapMemory
|
|
* @param Memory This parameter can be one of the following values:
|
|
* @arg @ref LL_SYSCFG_REMAP_FLASH
|
|
* @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
|
|
* @arg @ref LL_SYSCFG_REMAP_SRAM
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
|
|
{
|
|
MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, Memory);
|
|
}
|
|
|
|
/**
|
|
* @brief Get memory mapping at address 0x00000000
|
|
* @rmtoll SYSCFG_CFGR1 MEM_MODE LL_SYSCFG_GetRemapMemory
|
|
* @retval Returned value can be one of the following values:
|
|
* @arg @ref LL_SYSCFG_REMAP_FLASH
|
|
* @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
|
|
* @arg @ref LL_SYSCFG_REMAP_SRAM
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
|
|
{
|
|
return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE));
|
|
}
|
|
|
|
/**
|
|
* @brief Enable remap of a pin on different pad
|
|
* @rmtoll SYSCFG_CFGR1 PA11_RMP LL_SYSCFG_EnablePinRemap\n
|
|
* SYSCFG_CFGR1 PA12_RMP LL_SYSCFG_EnablePinRemap\n
|
|
* @param PinRemap This parameter can be a combination of the following values:
|
|
* @arg @ref LL_SYSCFG_PIN_RMP_PA11
|
|
* @arg @ref LL_SYSCFG_PIN_RMP_PA12
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_SYSCFG_EnablePinRemap(uint32_t PinRemap)
|
|
{
|
|
SET_BIT(SYSCFG->CFGR1, PinRemap);
|
|
}
|
|
|
|
/**
|
|
* @brief Enable remap of a pin on different pad
|
|
* @rmtoll SYSCFG_CFGR1 PA11_RMP LL_SYSCFG_DisablePinRemap\n
|
|
* SYSCFG_CFGR1 PA12_RMP LL_SYSCFG_DisablePinRemap\n
|
|
* @param PinRemap This parameter can be a combination of the following values:
|
|
* @arg @ref LL_SYSCFG_PIN_RMP_PA11
|
|
* @arg @ref LL_SYSCFG_PIN_RMP_PA12
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_SYSCFG_DisablePinRemap(uint32_t PinRemap)
|
|
{
|
|
CLEAR_BIT(SYSCFG->CFGR1, PinRemap);
|
|
}
|
|
|
|
#if defined(SYSCFG_CFGR1_IR_MOD)
|
|
/**
|
|
* @brief Set IR Modulation Envelope signal source.
|
|
* @rmtoll SYSCFG_CFGR1 IR_MOD LL_SYSCFG_SetIRModEnvelopeSignal
|
|
* @param Source This parameter can be one of the following values:
|
|
* @arg @ref LL_SYSCFG_IR_MOD_TIM16
|
|
* @arg @ref LL_SYSCFG_IR_MOD_USART1
|
|
* @arg @ref LL_SYSCFG_IR_MOD_USART4
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_SYSCFG_SetIRModEnvelopeSignal(uint32_t Source)
|
|
{
|
|
MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_MOD, Source);
|
|
}
|
|
|
|
/**
|
|
* @brief Get IR Modulation Envelope signal source.
|
|
* @rmtoll SYSCFG_CFGR1 IR_MOD LL_SYSCFG_GetIRModEnvelopeSignal
|
|
* @retval Returned value can be one of the following values:
|
|
* @arg @ref LL_SYSCFG_IR_MOD_TIM16
|
|
* @arg @ref LL_SYSCFG_IR_MOD_USART1
|
|
* @arg @ref LL_SYSCFG_IR_MOD_USART4
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_GetIRModEnvelopeSignal(void)
|
|
{
|
|
return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_MOD));
|
|
}
|
|
|
|
/**
|
|
* @brief Set IR Output polarity.
|
|
* @rmtoll SYSCFG_CFGR1 IR_POL LL_SYSCFG_SetIRPolarity
|
|
* @param Polarity This parameter can be one of the following values:
|
|
* @arg @ref LL_SYSCFG_IR_POL_INVERTED
|
|
* @arg @ref LL_SYSCFG_IR_POL_NOT_INVERTED
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_SYSCFG_SetIRPolarity(uint32_t Polarity)
|
|
{
|
|
MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_POL, Polarity);
|
|
}
|
|
|
|
/**
|
|
* @brief Get IR Output polarity.
|
|
* @rmtoll SYSCFG_CFGR1 IR_POL LL_SYSCFG_GetIRPolarity
|
|
* @retval Returned value can be one of the following values:
|
|
* @arg @ref LL_SYSCFG_IR_POL_INVERTED
|
|
* @arg @ref LL_SYSCFG_IR_POL_NOT_INVERTED
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_GetIRPolarity(void)
|
|
{
|
|
return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_POL));
|
|
}
|
|
#endif /* SYSCFG_CFGR1_IR_MOD */
|
|
|
|
#if defined(SYSCFG_CFGR1_BOOSTEN)
|
|
/**
|
|
* @brief Enable I/O analog switch voltage booster.
|
|
* @note When voltage booster is enabled, I/O analog switches are supplied
|
|
* by a dedicated voltage booster, from VDD power domain. This is
|
|
* the recommended configuration with low VDDA voltage operation.
|
|
* @note The I/O analog switch voltage booster is relevant for peripherals
|
|
* using I/O in analog input: ADC, COMP.
|
|
* However, COMP and OPAMP inputs have a high impedance and
|
|
* voltage booster do not impact performance significantly.
|
|
* Therefore, the voltage booster is mainly intended for
|
|
* usage with ADC.
|
|
* @rmtoll SYSCFG_CFGR1 BOOSTEN LL_SYSCFG_EnableAnalogBooster
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void)
|
|
{
|
|
SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
|
|
}
|
|
|
|
/**
|
|
* @brief Disable I/O analog switch voltage booster.
|
|
* @note When voltage booster is enabled, I/O analog switches are supplied
|
|
* by a dedicated voltage booster, from VDD power domain. This is
|
|
* the recommended configuration with low VDDA voltage operation.
|
|
* @note The I/O analog switch voltage booster is relevant for peripherals
|
|
* using I/O in analog input: ADC, COMP.
|
|
* However, COMP and OPAMP inputs have a high impedance and
|
|
* voltage booster do not impact performance significantly.
|
|
* Therefore, the voltage booster is mainly intended for
|
|
* usage with ADC.
|
|
* @rmtoll SYSCFG_CFGR1 BOOSTEN LL_SYSCFG_DisableAnalogBooster
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_SYSCFG_DisableAnalogBooster(void)
|
|
{
|
|
CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
|
|
}
|
|
#endif /* SYSCFG_CFGR1_BOOSTEN */
|
|
|
|
/**
|
|
* @brief Enable the I2C fast mode plus driving capability.
|
|
* @rmtoll SYSCFG_CFGR1 I2C_FMP_PB6 LL_SYSCFG_EnableFastModePlus\n
|
|
* SYSCFG_CFGR1 I2C_FMP_PB7 LL_SYSCFG_EnableFastModePlus\n
|
|
* SYSCFG_CFGR1 I2C_FMP_PB8 LL_SYSCFG_EnableFastModePlus\n
|
|
* SYSCFG_CFGR1 I2C_FMP_PB9 LL_SYSCFG_EnableFastModePlus\n
|
|
* SYSCFG_CFGR1 I2C_FMP_I2C1 LL_SYSCFG_EnableFastModePlus\n
|
|
* SYSCFG_CFGR1 I2C_FMP_I2C2 LL_SYSCFG_EnableFastModePlus\n
|
|
* SYSCFG_CFGR1 I2C_FMP_I2C3 LL_SYSCFG_EnableFastModePlus\n
|
|
* SYSCFG_CFGR1 I2C_FMP_PA9 LL_SYSCFG_EnableFastModePlus\n
|
|
* SYSCFG_CFGR1 I2C_FMP_PA10 LL_SYSCFG_EnableFastModePlus
|
|
* @param ConfigFastModePlus This parameter can be a combination of the following values:
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 (*)
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA9 (*)
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA10 (*)
|
|
*
|
|
* (*) value not defined in all devices
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
|
|
{
|
|
SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
|
|
}
|
|
|
|
/**
|
|
* @brief Disable the I2C fast mode plus driving capability.
|
|
* @rmtoll SYSCFG_CFGR1 I2C_FMP_PB6 LL_SYSCFG_DisableFastModePlus\n
|
|
* SYSCFG_CFGR1 I2C_FMP_PB7 LL_SYSCFG_DisableFastModePlus\n
|
|
* SYSCFG_CFGR1 I2C_FMP_PB8 LL_SYSCFG_DisableFastModePlus\n
|
|
* SYSCFG_CFGR1 I2C_FMP_PB9 LL_SYSCFG_DisableFastModePlus\n
|
|
* SYSCFG_CFGR1 I2C_FMP_I2C1 LL_SYSCFG_DisableFastModePlus\n
|
|
* SYSCFG_CFGR1 I2C_FMP_I2C2 LL_SYSCFG_DisableFastModePlus\n
|
|
* SYSCFG_CFGR1 I2C_FMP_I2C3 LL_SYSCFG_DisableFastModePlus\n
|
|
* SYSCFG_CFGR1 I2C_FMP_PA9 LL_SYSCFG_DisableFastModePlus\n
|
|
* SYSCFG_CFGR1 I2C_FMP_PA10 LL_SYSCFG_DisableFastModePlus
|
|
* @param ConfigFastModePlus This parameter can be a combination of the following values:
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 (*)
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA9 (*)
|
|
* @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA10 (*)
|
|
*
|
|
* (*) value not defined in all devices
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
|
|
{
|
|
CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
|
|
}
|
|
|
|
#if defined(SYSCFG_CFGR1_UCPD1_STROBE) || defined(SYSCFG_CFGR1_UCPD2_STROBE)
|
|
/**
|
|
* @brief Disable dead battery behavior
|
|
* @rmtoll SYSCFG_CFGR1 UCPD1_STROBE LL_SYSCFG_DisableDBATT\n
|
|
* SYSCFG_CFGR1 UCPD2_STROBE LL_SYSCFG_DisableDBATT
|
|
* @param ConfigDeadBattery This parameter can be a combination of the following values:
|
|
* @arg @ref LL_SYSCFG_UCPD1_STROBE\n
|
|
* @arg @ref LL_SYSCFG_UCPD2_STROBE
|
|
* (*) value not defined in all devices
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_SYSCFG_DisableDBATT(uint32_t ConfigDeadBattery)
|
|
{
|
|
SET_BIT(SYSCFG->CFGR1, ConfigDeadBattery);
|
|
}
|
|
#endif /* SYSCFG_CFGR1_UCPD1_STROBE || SYSCFG_CFGR1_UCPD2_STROBE */
|
|
|
|
#if defined(SYSCFG_ITLINE0_SR_EWDG)
|
|
/**
|
|
* @brief Check if Window watchdog interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE0 SR_EWDG LL_SYSCFG_IsActiveFlag_WWDG
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_WWDG(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[0], SYSCFG_ITLINE0_SR_EWDG) == (SYSCFG_ITLINE0_SR_EWDG)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE0_SR_EWDG */
|
|
|
|
#if defined (PWR_PVD_SUPPORT)
|
|
/**
|
|
* @brief Check if PVD supply monitoring interrupt occurred or not (EXTI line 16).
|
|
* @rmtoll SYSCFG_ITLINE1 SR_PVDOUT LL_SYSCFG_IsActiveFlag_PVDOUT
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_PVDOUT(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[1], SYSCFG_ITLINE1_SR_PVDOUT) == (SYSCFG_ITLINE1_SR_PVDOUT)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* PWR_PVD_SUPPORT */
|
|
|
|
#if defined (PWR_PVM_SUPPORT)
|
|
/**
|
|
* @brief Check if VDDUSB supply monitoring interrupt occurred or not (EXTI line 34).
|
|
* @rmtoll SYSCFG_ITLINE1 SR_PVMOUT LL_SYSCFG_IsActiveFlag_PVMOUT
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_PVMOUT(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[1], SYSCFG_ITLINE1_SR_PVMOUT) == (SYSCFG_ITLINE1_SR_PVMOUT)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* PWR_PVM_SUPPORT */
|
|
|
|
#if defined(SYSCFG_ITLINE2_SR_RTC)
|
|
/**
|
|
* @brief Check if RTC Wake Up interrupt occurred or not (EXTI line 19).
|
|
* @rmtoll SYSCFG_ITLINE2 SR_RTC_WAKEUP LL_SYSCFG_IsActiveFlag_RTC_WAKEUP
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_WAKEUP(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[2], SYSCFG_ITLINE2_SR_RTC) == (SYSCFG_ITLINE2_SR_RTC)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE2_SR_RTC */
|
|
|
|
#if defined(SYSCFG_ITLINE2_SR_TAMPER)
|
|
/**
|
|
* @brief Check if RTC Tamper and TimeStamp interrupt occurred or not (EXTI line 21).
|
|
* @rmtoll SYSCFG_ITLINE2 SR_TAMPER LL_SYSCFG_IsActiveFlag_TAMPER
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TAMPER(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[2], SYSCFG_ITLINE2_SR_TAMPER) == (SYSCFG_ITLINE2_SR_TAMPER)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE2_SR_TAMPER */
|
|
|
|
#if defined(SYSCFG_ITLINE3_SR_FLASH_ITF)
|
|
/**
|
|
* @brief Check if Flash interface interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE3 SR_FLASH_ITF LL_SYSCFG_IsActiveFlag_FLASH_ITF
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FLASH_ITF(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[3], SYSCFG_ITLINE3_SR_FLASH_ITF) == (SYSCFG_ITLINE3_SR_FLASH_ITF)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE3_SR_FLASH_ITF */
|
|
|
|
#if defined(SYSCFG_ITLINE3_SR_FLASH_ECC)
|
|
/**
|
|
* @brief Check if Flash interface interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE3 SR_FLASH_ECC LL_SYSCFG_IsActiveFlag_FLASH_ECC
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FLASH_ECC(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[3], SYSCFG_ITLINE3_SR_FLASH_ECC) == (SYSCFG_ITLINE3_SR_FLASH_ECC)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE3_SR_FLASH_ECC */
|
|
|
|
#if defined(SYSCFG_ITLINE4_SR_CLK_CTRL)
|
|
/**
|
|
* @brief Check if Reset and clock control interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE4 SR_CLK_CTRL LL_SYSCFG_IsActiveFlag_CLK_CTRL
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CLK_CTRL(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[4], SYSCFG_ITLINE4_SR_CLK_CTRL) == (SYSCFG_ITLINE4_SR_CLK_CTRL)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE4_SR_CLK_CTRL */
|
|
|
|
#if defined(CRS)
|
|
/**
|
|
* @brief Check if Reset and clock control interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE4 SR_CRS LL_SYSCFG_IsActiveFlag_CRS
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CRS(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[4], SYSCFG_ITLINE4_SR_CRS) == (SYSCFG_ITLINE4_SR_CRS)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* CRS */
|
|
#if defined(SYSCFG_ITLINE5_SR_EXTI0)
|
|
/**
|
|
* @brief Check if EXTI line 0 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE5 SR_EXTI0 LL_SYSCFG_IsActiveFlag_EXTI0
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI0(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[5], SYSCFG_ITLINE5_SR_EXTI0) == (SYSCFG_ITLINE5_SR_EXTI0)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE5_SR_EXTI0 */
|
|
|
|
#if defined(SYSCFG_ITLINE5_SR_EXTI1)
|
|
/**
|
|
* @brief Check if EXTI line 1 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE5 SR_EXTI1 LL_SYSCFG_IsActiveFlag_EXTI1
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI1(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[5], SYSCFG_ITLINE5_SR_EXTI1) == (SYSCFG_ITLINE5_SR_EXTI1)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE5_SR_EXTI1 */
|
|
|
|
#if defined(SYSCFG_ITLINE6_SR_EXTI2)
|
|
/**
|
|
* @brief Check if EXTI line 2 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE6 SR_EXTI2 LL_SYSCFG_IsActiveFlag_EXTI2
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI2(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[6], SYSCFG_ITLINE6_SR_EXTI2) == (SYSCFG_ITLINE6_SR_EXTI2)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE6_SR_EXTI2 */
|
|
|
|
#if defined(SYSCFG_ITLINE6_SR_EXTI3)
|
|
/**
|
|
* @brief Check if EXTI line 3 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE6 SR_EXTI3 LL_SYSCFG_IsActiveFlag_EXTI3
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI3(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[6], SYSCFG_ITLINE6_SR_EXTI3) == (SYSCFG_ITLINE6_SR_EXTI3)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE6_SR_EXTI3 */
|
|
|
|
#if defined(SYSCFG_ITLINE7_SR_EXTI4)
|
|
/**
|
|
* @brief Check if EXTI line 4 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE7 SR_EXTI4 LL_SYSCFG_IsActiveFlag_EXTI4
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI4(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI4) == (SYSCFG_ITLINE7_SR_EXTI4)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE7_SR_EXTI4 */
|
|
|
|
#if defined(SYSCFG_ITLINE7_SR_EXTI5)
|
|
/**
|
|
* @brief Check if EXTI line 5 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE7 SR_EXTI5 LL_SYSCFG_IsActiveFlag_EXTI5
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI5(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI5) == (SYSCFG_ITLINE7_SR_EXTI5)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE7_SR_EXTI5 */
|
|
|
|
#if defined(SYSCFG_ITLINE7_SR_EXTI6)
|
|
/**
|
|
* @brief Check if EXTI line 6 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE7 SR_EXTI6 LL_SYSCFG_IsActiveFlag_EXTI6
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI6(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI6) == (SYSCFG_ITLINE7_SR_EXTI6)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE7_SR_EXTI6 */
|
|
|
|
#if defined(SYSCFG_ITLINE7_SR_EXTI7)
|
|
/**
|
|
* @brief Check if EXTI line 7 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE7 SR_EXTI7 LL_SYSCFG_IsActiveFlag_EXTI7
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI7(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI7) == (SYSCFG_ITLINE7_SR_EXTI7)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE7_SR_EXTI7 */
|
|
|
|
#if defined(SYSCFG_ITLINE7_SR_EXTI8)
|
|
/**
|
|
* @brief Check if EXTI line 8 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE7 SR_EXTI8 LL_SYSCFG_IsActiveFlag_EXTI8
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI8(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI8) == (SYSCFG_ITLINE7_SR_EXTI8)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE7_SR_EXTI8 */
|
|
|
|
#if defined(SYSCFG_ITLINE7_SR_EXTI9)
|
|
/**
|
|
* @brief Check if EXTI line 9 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE7 SR_EXTI9 LL_SYSCFG_IsActiveFlag_EXTI9
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI9(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI9) == (SYSCFG_ITLINE7_SR_EXTI9)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE7_SR_EXTI9 */
|
|
|
|
#if defined(SYSCFG_ITLINE7_SR_EXTI10)
|
|
/**
|
|
* @brief Check if EXTI line 10 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE7 SR_EXTI10 LL_SYSCFG_IsActiveFlag_EXTI10
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI10(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI10) == (SYSCFG_ITLINE7_SR_EXTI10)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE7_SR_EXTI10 */
|
|
|
|
#if defined(SYSCFG_ITLINE7_SR_EXTI11)
|
|
/**
|
|
* @brief Check if EXTI line 11 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE7 SR_EXTI11 LL_SYSCFG_IsActiveFlag_EXTI11
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI11(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI11) == (SYSCFG_ITLINE7_SR_EXTI11)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE7_SR_EXTI11 */
|
|
|
|
#if defined(SYSCFG_ITLINE7_SR_EXTI12)
|
|
/**
|
|
* @brief Check if EXTI line 12 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE7 SR_EXTI12 LL_SYSCFG_IsActiveFlag_EXTI12
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI12(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI12) == (SYSCFG_ITLINE7_SR_EXTI12)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE7_SR_EXTI12 */
|
|
|
|
#if defined(SYSCFG_ITLINE7_SR_EXTI13)
|
|
/**
|
|
* @brief Check if EXTI line 13 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE7 SR_EXTI13 LL_SYSCFG_IsActiveFlag_EXTI13
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI13(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI13) == (SYSCFG_ITLINE7_SR_EXTI13)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE7_SR_EXTI13 */
|
|
|
|
#if defined(SYSCFG_ITLINE7_SR_EXTI14)
|
|
/**
|
|
* @brief Check if EXTI line 14 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE7 SR_EXTI14 LL_SYSCFG_IsActiveFlag_EXTI14
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI14(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI14) == (SYSCFG_ITLINE7_SR_EXTI14)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE7_SR_EXTI14 */
|
|
|
|
#if defined(SYSCFG_ITLINE7_SR_EXTI15)
|
|
/**
|
|
* @brief Check if EXTI line 15 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE7 SR_EXTI15 LL_SYSCFG_IsActiveFlag_EXTI15
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI15(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI15) == (SYSCFG_ITLINE7_SR_EXTI15)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE7_SR_EXTI15 */
|
|
|
|
#if defined(SYSCFG_ITLINE8_SR_UCPD1)
|
|
/**
|
|
* @brief Check if UCPD1 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE8 SR_UCPD1 LL_SYSCFG_IsActiveFlag_UCPD1
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_UCPD1(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[8], SYSCFG_ITLINE8_SR_UCPD1) == (SYSCFG_ITLINE8_SR_UCPD1)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE8_SR_UCPD1 */
|
|
|
|
#if defined(SYSCFG_ITLINE8_SR_UCPD2)
|
|
/**
|
|
* @brief Check if UCPD2 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE8 SR_UCPD2 LL_SYSCFG_IsActiveFlag_UCPD2
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_UCPD2(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[8], SYSCFG_ITLINE8_SR_UCPD2) == (SYSCFG_ITLINE8_SR_UCPD2)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE8_SR_UCPD2 */
|
|
|
|
#if defined(SYSCFG_ITLINE8_SR_USB)
|
|
/**
|
|
* @brief Check if USB interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE8 SR_USB LL_SYSCFG_IsActiveFlag_USB
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USB(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[8], SYSCFG_ITLINE8_SR_USB) == (SYSCFG_ITLINE8_SR_USB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE8_SR_USB */
|
|
|
|
#if defined(SYSCFG_ITLINE9_SR_DMA1_CH1)
|
|
/**
|
|
* @brief Check if DMA1 channel 1 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE9 SR_DMA1_CH1 LL_SYSCFG_IsActiveFlag_DMA1_CH1
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH1(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[9], SYSCFG_ITLINE9_SR_DMA1_CH1) == (SYSCFG_ITLINE9_SR_DMA1_CH1)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE9_SR_DMA1_CH1 */
|
|
|
|
#if defined(SYSCFG_ITLINE10_SR_DMA1_CH2)
|
|
/**
|
|
* @brief Check if DMA1 channel 2 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE10 SR_DMA1_CH2 LL_SYSCFG_IsActiveFlag_DMA1_CH2
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH2(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA1_CH2) == (SYSCFG_ITLINE10_SR_DMA1_CH2)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE10_SR_DMA1_CH2 */
|
|
|
|
#if defined(SYSCFG_ITLINE10_SR_DMA1_CH3)
|
|
/**
|
|
* @brief Check if DMA1 channel 3 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE10 SR_DMA1_CH3 LL_SYSCFG_IsActiveFlag_DMA1_CH3
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH3(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA1_CH3) == (SYSCFG_ITLINE10_SR_DMA1_CH3)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE10_SR_DMA1_CH3 */
|
|
|
|
#if defined(SYSCFG_ITLINE11_SR_DMA1_CH4)
|
|
/**
|
|
* @brief Check if DMA1 channel 4 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH4 LL_SYSCFG_IsActiveFlag_DMA1_CH4
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH4(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH4) == (SYSCFG_ITLINE11_SR_DMA1_CH4)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE11_SR_DMA1_CH4 */
|
|
|
|
#if defined(SYSCFG_ITLINE11_SR_DMA1_CH5)
|
|
/**
|
|
* @brief Check if DMA1 channel 5 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH5 LL_SYSCFG_IsActiveFlag_DMA1_CH5
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH5(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH5) == (SYSCFG_ITLINE11_SR_DMA1_CH5)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE11_SR_DMA1_CH5 */
|
|
|
|
#if defined(SYSCFG_ITLINE11_SR_DMA1_CH6)
|
|
/**
|
|
* @brief Check if DMA1 channel 6 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH6 LL_SYSCFG_IsActiveFlag_DMA1_CH6
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH6(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH6) == (SYSCFG_ITLINE11_SR_DMA1_CH6)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE11_SR_DMA1_CH6 */
|
|
|
|
#if defined(SYSCFG_ITLINE11_SR_DMA1_CH7)
|
|
/**
|
|
* @brief Check if DMA1 channel 7 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH7 LL_SYSCFG_IsActiveFlag_DMA1_CH7
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH7(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH7) == (SYSCFG_ITLINE11_SR_DMA1_CH7)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE11_SR_DMA1_CH7 */
|
|
|
|
#if defined(SYSCFG_ITLINE11_SR_DMAMUX1)
|
|
/**
|
|
* @brief Check if DMAMUX interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE11 SR_DMAMUX1 LL_SYSCFG_IsActiveFlag_DMAMUX
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMAMUX(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMAMUX1) == (SYSCFG_ITLINE11_SR_DMAMUX1)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE11_SR_DMAMUX */
|
|
|
|
#if defined(SYSCFG_ITLINE11_SR_DMA2_CH1)
|
|
/**
|
|
* @brief Check if DMA2_CH1 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH1 LL_SYSCFG_IsActiveFlag_DMA2_CH1
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH1(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH1) == (SYSCFG_ITLINE11_SR_DMA2_CH1)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE11_SR_DMA2_CH1 */
|
|
|
|
#if defined(SYSCFG_ITLINE11_SR_DMA2_CH2)
|
|
/**
|
|
* @brief Check if DMA2_CH2 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH2 LL_SYSCFG_IsActiveFlag_DMA2_CH2
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH2(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH2) == (SYSCFG_ITLINE11_SR_DMA2_CH2)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE11_SR_DMA2_CH2 */
|
|
|
|
#if defined(SYSCFG_ITLINE11_SR_DMA2_CH3)
|
|
/**
|
|
* @brief Check if DMA2_CH3 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH3 LL_SYSCFG_IsActiveFlag_DMA2_CH3
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH3(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH3) == (SYSCFG_ITLINE11_SR_DMA2_CH3)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE11_SR_DMA2_CH3 */
|
|
|
|
#if defined(SYSCFG_ITLINE11_SR_DMA2_CH4)
|
|
/**
|
|
* @brief Check if DMA2_CH4 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH4 LL_SYSCFG_IsActiveFlag_DMA2_CH4
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH4(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH4) == (SYSCFG_ITLINE11_SR_DMA2_CH4)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE11_SR_DMA2_CH4 */
|
|
|
|
#if defined(SYSCFG_ITLINE11_SR_DMA2_CH5)
|
|
/**
|
|
* @brief Check if DMA2_CH5 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH5 LL_SYSCFG_IsActiveFlag_DMA2_CH5
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH5(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH5) == (SYSCFG_ITLINE11_SR_DMA2_CH5)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE11_SR_DMA2_CH5 */
|
|
|
|
#if defined(SYSCFG_ITLINE12_SR_ADC)
|
|
/**
|
|
* @brief Check if ADC interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE12 SR_ADC LL_SYSCFG_IsActiveFlag_ADC
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_ADC(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_ADC) == (SYSCFG_ITLINE12_SR_ADC)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE12_SR_ADC */
|
|
|
|
#if defined(SYSCFG_ITLINE12_SR_COMP1)
|
|
/**
|
|
* @brief Check if Comparator 1 interrupt occurred or not (EXTI line 21).
|
|
* @rmtoll SYSCFG_ITLINE12 SR_COMP1 LL_SYSCFG_IsActiveFlag_COMP1
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP1(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_COMP1) == (SYSCFG_ITLINE12_SR_COMP1)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE12_SR_COMP1 */
|
|
|
|
#if defined(SYSCFG_ITLINE12_SR_COMP2)
|
|
/**
|
|
* @brief Check if Comparator 2 interrupt occurred or not (EXTI line 22).
|
|
* @rmtoll SYSCFG_ITLINE12 SR_COMP2 LL_SYSCFG_IsActiveFlag_COMP2
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP2(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_COMP2) == (SYSCFG_ITLINE12_SR_COMP2)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE12_SR_COMP2 */
|
|
|
|
#if defined(SYSCFG_ITLINE12_SR_COMP3)
|
|
/**
|
|
* @brief Check if Comparator 3 interrupt occurred or not (EXTI line 20).
|
|
* @rmtoll SYSCFG_ITLINE12 SR_COMP3 LL_SYSCFG_IsActiveFlag_COMP3
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP3(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_COMP3) == (SYSCFG_ITLINE12_SR_COMP3)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE12_SR_COMP3 */
|
|
|
|
#if defined(SYSCFG_ITLINE13_SR_TIM1_BRK)
|
|
/**
|
|
* @brief Check if Timer 1 break interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE13 SR_TIM1_BRK LL_SYSCFG_IsActiveFlag_TIM1_BRK
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_BRK(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_BRK) == (SYSCFG_ITLINE13_SR_TIM1_BRK)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE13_SR_TIM1_BRK */
|
|
|
|
#if defined(SYSCFG_ITLINE13_SR_TIM1_UPD)
|
|
/**
|
|
* @brief Check if Timer 1 update interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE13 SR_TIM1_UPD LL_SYSCFG_IsActiveFlag_TIM1_UPD
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_UPD(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_UPD) == (SYSCFG_ITLINE13_SR_TIM1_UPD)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE13_SR_TIM1_UPD */
|
|
|
|
#if defined(SYSCFG_ITLINE13_SR_TIM1_TRG)
|
|
/**
|
|
* @brief Check if Timer 1 trigger interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE13 SR_TIM1_TRG LL_SYSCFG_IsActiveFlag_TIM1_TRG
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_TRG(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_TRG) == (SYSCFG_ITLINE13_SR_TIM1_TRG)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE13_SR_TIM1_TRG */
|
|
|
|
#if defined(SYSCFG_ITLINE13_SR_TIM1_CCU)
|
|
/**
|
|
* @brief Check if Timer 1 commutation interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE13 SR_TIM1_CCU LL_SYSCFG_IsActiveFlag_TIM1_CCU
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CCU(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_CCU) == (SYSCFG_ITLINE13_SR_TIM1_CCU)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE13_SR_TIM1_CCU */
|
|
|
|
#if defined(SYSCFG_ITLINE14_SR_TIM1_CC)
|
|
/**
|
|
* @brief Check if Timer 1 capture compare interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE14 SR_TIM1_CC LL_SYSCFG_IsActiveFlag_TIM1_CC
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CC(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[14], SYSCFG_ITLINE14_SR_TIM1_CC) == (SYSCFG_ITLINE14_SR_TIM1_CC)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE14_SR_TIM1_CC */
|
|
|
|
#if defined(SYSCFG_ITLINE15_SR_TIM2_GLB)
|
|
/**
|
|
* @brief Check if Timer 2 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE15 SR_TIM2_GLB LL_SYSCFG_IsActiveFlag_TIM2
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM2(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[15], SYSCFG_ITLINE15_SR_TIM2_GLB) == (SYSCFG_ITLINE15_SR_TIM2_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE15_SR_TIM2_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE16_SR_TIM3_GLB)
|
|
/**
|
|
* @brief Check if Timer 3 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE16 SR_TIM3_GLB LL_SYSCFG_IsActiveFlag_TIM3
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM3(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[16], SYSCFG_ITLINE16_SR_TIM3_GLB) == (SYSCFG_ITLINE16_SR_TIM3_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE16_SR_TIM3_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE16_SR_TIM4_GLB)
|
|
/**
|
|
* @brief Check if Timer 3 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE16 SR_TIM4_GLB LL_SYSCFG_IsActiveFlag_TIM4
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM4(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[16], SYSCFG_ITLINE16_SR_TIM4_GLB) == (SYSCFG_ITLINE16_SR_TIM4_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE16_SR_TIM4_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE17_SR_DAC)
|
|
/**
|
|
* @brief Check if DAC underrun interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE17 SR_DAC LL_SYSCFG_IsActiveFlag_DAC
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DAC(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_DAC) == (SYSCFG_ITLINE17_SR_DAC)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE17_SR_DAC */
|
|
|
|
#if defined(SYSCFG_ITLINE17_SR_TIM6_GLB)
|
|
/**
|
|
* @brief Check if Timer 6 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE17 SR_TIM6_GLB LL_SYSCFG_IsActiveFlag_TIM6
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM6(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_TIM6_GLB) == (SYSCFG_ITLINE17_SR_TIM6_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE17_SR_TIM6_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE17_SR_LPTIM1_GLB)
|
|
/**
|
|
* @brief Check if LPTIM1 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE17 SR_LPTIM1_GLB LL_SYSCFG_IsActiveFlag_LPTIM1
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPTIM1(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_LPTIM1_GLB) == (SYSCFG_ITLINE17_SR_LPTIM1_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE17_SR_LPTIM1_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE18_SR_TIM7_GLB)
|
|
/**
|
|
* @brief Check if Timer 7 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE18 SR_TIM7_GLB LL_SYSCFG_IsActiveFlag_TIM7
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM7(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[18], SYSCFG_ITLINE18_SR_TIM7_GLB) == (SYSCFG_ITLINE18_SR_TIM7_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE18_SR_TIM7_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE18_SR_LPTIM2_GLB)
|
|
/**
|
|
* @brief Check if LPTIM2 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE18 SR_LPTIM2_GLB LL_SYSCFG_IsActiveFlag_LPTIM2
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPTIM2(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[18], SYSCFG_ITLINE18_SR_LPTIM2_GLB) == (SYSCFG_ITLINE18_SR_LPTIM2_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE18_SR_LPTIM2_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE19_SR_TIM14_GLB)
|
|
/**
|
|
* @brief Check if Timer 14 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE19 SR_TIM14_GLB LL_SYSCFG_IsActiveFlag_TIM14
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM14(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[19], SYSCFG_ITLINE19_SR_TIM14_GLB) == (SYSCFG_ITLINE19_SR_TIM14_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE19_SR_TIM14_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE20_SR_TIM15_GLB)
|
|
/**
|
|
* @brief Check if Timer 15 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE20 SR_TIM15_GLB LL_SYSCFG_IsActiveFlag_TIM15
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM15(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[20], SYSCFG_ITLINE20_SR_TIM15_GLB) == (SYSCFG_ITLINE20_SR_TIM15_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE20_SR_TIM15_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE21_SR_TIM16_GLB)
|
|
/**
|
|
* @brief Check if Timer 16 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE21 SR_TIM16_GLB LL_SYSCFG_IsActiveFlag_TIM16
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM16(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[21], SYSCFG_ITLINE21_SR_TIM16_GLB) == (SYSCFG_ITLINE21_SR_TIM16_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE21_SR_TIM16_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE21_SR_FDCAN1_IT0)
|
|
/**
|
|
* @brief Check if FDCAN1_IT0 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE21 SR_FDCAN1_IT0 LL_SYSCFG_IsActiveFlag_FDCAN1_IT0
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FDCAN1_IT0(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[21], SYSCFG_ITLINE21_SR_FDCAN1_IT0) == (SYSCFG_ITLINE21_SR_FDCAN1_IT0)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE21_SR_FDCAN1_IT0 */
|
|
#if defined(SYSCFG_ITLINE21_SR_FDCAN2_IT0)
|
|
/**
|
|
* @brief Check if FDCAN2_IT0 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE21 SR_FDCAN2_IT0 LL_SYSCFG_IsActiveFlag_FDCAN2_IT0
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FDCAN2_IT0(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[21], SYSCFG_ITLINE21_SR_FDCAN2_IT0) == (SYSCFG_ITLINE21_SR_FDCAN2_IT0)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE21_SR_FDCAN2_IT0 */
|
|
|
|
#if defined(SYSCFG_ITLINE22_SR_TIM17_GLB)
|
|
/**
|
|
* @brief Check if Timer 17 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE22 SR_TIM17_GLB LL_SYSCFG_IsActiveFlag_TIM17
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM17(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[22], SYSCFG_ITLINE22_SR_TIM17_GLB) == (SYSCFG_ITLINE22_SR_TIM17_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE22_SR_TIM17_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE22_SR_FDCAN1_IT1)
|
|
/**
|
|
* @brief Check if FDCAN1_IT1 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE22 SR_FDCAN1_IT1 LL_SYSCFG_IsActiveFlag_FDCAN1_IT1
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FDCAN1_IT1(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[22], SYSCFG_ITLINE22_SR_FDCAN1_IT1) == (SYSCFG_ITLINE22_SR_FDCAN1_IT1)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE22_SR_FDCAN1_IT1 */
|
|
#if defined(SYSCFG_ITLINE22_SR_FDCAN2_IT1)
|
|
/**
|
|
* @brief Check if FDCAN2_IT1 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE22 SR_FDCAN2_IT1 LL_SYSCFG_IsActiveFlag_FDCAN2_IT1
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FDCAN2_IT1(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[22], SYSCFG_ITLINE22_SR_FDCAN2_IT1) == (SYSCFG_ITLINE22_SR_FDCAN2_IT1)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE22_SR_FDCAN2_IT1 */
|
|
|
|
#if defined(SYSCFG_ITLINE23_SR_I2C1_GLB)
|
|
/**
|
|
* @brief Check if I2C1 interrupt occurred or not, combined with EXTI line 23.
|
|
* @rmtoll SYSCFG_ITLINE23 SR_I2C1_GLB LL_SYSCFG_IsActiveFlag_I2C1
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C1(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[23], SYSCFG_ITLINE23_SR_I2C1_GLB) == (SYSCFG_ITLINE23_SR_I2C1_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE23_SR_I2C1_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE24_SR_I2C2_GLB)
|
|
/**
|
|
* @brief Check if I2C2 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE24 SR_I2C2_GLB LL_SYSCFG_IsActiveFlag_I2C2
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C2(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[24], SYSCFG_ITLINE24_SR_I2C2_GLB) == (SYSCFG_ITLINE24_SR_I2C2_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE24_SR_I2C2_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE24_SR_I2C3_GLB)
|
|
/**
|
|
* @brief Check if I2C3 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE24 SR_I2C3_GLB LL_SYSCFG_IsActiveFlag_I2C3
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C3(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[24], SYSCFG_ITLINE24_SR_I2C3_GLB) == (SYSCFG_ITLINE24_SR_I2C3_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE24_SR_I2C3_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE25_SR_SPI1)
|
|
/**
|
|
* @brief Check if SPI1 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE25 SR_SPI1 LL_SYSCFG_IsActiveFlag_SPI1
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI1(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[25], SYSCFG_ITLINE25_SR_SPI1) == (SYSCFG_ITLINE25_SR_SPI1)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE25_SR_SPI1 */
|
|
|
|
#if defined(SYSCFG_ITLINE26_SR_SPI2)
|
|
/**
|
|
* @brief Check if SPI2 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE26 SR_SPI2 LL_SYSCFG_IsActiveFlag_SPI2
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI2(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[26], SYSCFG_ITLINE26_SR_SPI2) == (SYSCFG_ITLINE26_SR_SPI2)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE26_SR_SPI2 */
|
|
|
|
#if defined(SYSCFG_ITLINE26_SR_SPI3)
|
|
/**
|
|
* @brief Check if SPI3 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE26 SR_SPI3 LL_SYSCFG_IsActiveFlag_SPI3
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI3(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[26], SYSCFG_ITLINE26_SR_SPI3) == (SYSCFG_ITLINE26_SR_SPI3)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE26_SR_SPI3 */
|
|
|
|
#if defined(SYSCFG_ITLINE27_SR_USART1_GLB)
|
|
/**
|
|
* @brief Check if USART1 interrupt occurred or not, combined with EXTI line 25.
|
|
* @rmtoll SYSCFG_ITLINE27 SR_USART1_GLB LL_SYSCFG_IsActiveFlag_USART1
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART1(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[27], SYSCFG_ITLINE27_SR_USART1_GLB) == (SYSCFG_ITLINE27_SR_USART1_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE27_SR_USART1_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE28_SR_USART2_GLB)
|
|
/**
|
|
* @brief Check if USART2 interrupt occurred or not, combined with EXTI line 26.
|
|
* @rmtoll SYSCFG_ITLINE28 SR_USART2_GLB LL_SYSCFG_IsActiveFlag_USART2
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART2(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[28], SYSCFG_ITLINE28_SR_USART2_GLB) == (SYSCFG_ITLINE28_SR_USART2_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE28_SR_USART2_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE28_SR_LPUART2_GLB)
|
|
/**
|
|
* @brief Check if LPUART2 interrupt occurred or not, combined with EXTI line 26.
|
|
* @rmtoll SYSCFG_ITLINE28 SR_LPUART2_GLB LL_SYSCFG_IsActiveFlag_LPUART2
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPUART2(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[28], SYSCFG_ITLINE28_SR_LPUART2_GLB) == (SYSCFG_ITLINE28_SR_LPUART2_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE28_SR_LPUART2_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE29_SR_USART3_GLB)
|
|
/**
|
|
* @brief Check if USART3 interrupt occurred or not, combined with EXTI line 28.
|
|
* @rmtoll SYSCFG_ITLINE29 SR_USART3_GLB LL_SYSCFG_IsActiveFlag_USART3
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART3(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART3_GLB) == (SYSCFG_ITLINE29_SR_USART3_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE29_SR_USART3_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE29_SR_USART4_GLB)
|
|
/**
|
|
* @brief Check if USART4 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE29 SR_USART4_GLB LL_SYSCFG_IsActiveFlag_USART4
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART4(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART4_GLB) == (SYSCFG_ITLINE29_SR_USART4_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE29_SR_USART4_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE29_SR_LPUART1_GLB)
|
|
/**
|
|
* @brief Check if LPUART1 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE29 SR_LPUART1_GLB LL_SYSCFG_IsActiveFlag_LPUART1
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPUART1(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_LPUART1_GLB) == (SYSCFG_ITLINE29_SR_LPUART1_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE29_SR_LPUART1_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE29_SR_USART5_GLB)
|
|
/**
|
|
* @brief Check if USART5 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE29 SR_USART5_GLB LL_SYSCFG_IsActiveFlag_USART5
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART5(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART5_GLB) == (SYSCFG_ITLINE29_SR_USART5_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE29_SR_USART5_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE29_SR_USART6_GLB)
|
|
/**
|
|
* @brief Check if USART6 interrupt occurred or not.
|
|
* @rmtoll SYSCFG_ITLINE29 SR_USART6_GLB LL_SYSCFG_IsActiveFlag_USART6
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART6(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART6_GLB) == (SYSCFG_ITLINE29_SR_USART6_GLB)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE29_SR_USART6_GLB */
|
|
|
|
#if defined(SYSCFG_ITLINE30_SR_CEC)
|
|
/**
|
|
* @brief Check if CEC interrupt occurred or not, combined with EXTI line 27.
|
|
* @rmtoll SYSCFG_ITLINE30 SR_CEC LL_SYSCFG_IsActiveFlag_CEC
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CEC(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[30], SYSCFG_ITLINE30_SR_CEC) == (SYSCFG_ITLINE30_SR_CEC)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE30_SR_CEC */
|
|
|
|
#if defined(SYSCFG_ITLINE31_SR_AES)
|
|
/**
|
|
* @brief Check if AES interrupt occurred or not
|
|
* @rmtoll SYSCFG_ITLINE31 SR_AES LL_SYSCFG_IsActiveFlag_AES
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_AES(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[31], SYSCFG_ITLINE31_SR_AES) == (SYSCFG_ITLINE31_SR_AES)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE31_SR_AES */
|
|
|
|
#if defined(SYSCFG_ITLINE31_SR_RNG)
|
|
/**
|
|
* @brief Check if RNG interrupt occurred or not, combined with EXTI line 31.
|
|
* @rmtoll SYSCFG_ITLINE31 SR_RNG LL_SYSCFG_IsActiveFlag_RNG
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RNG(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->IT_LINE_SR[31], SYSCFG_ITLINE31_SR_RNG) == (SYSCFG_ITLINE31_SR_RNG)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_ITLINE31_SR_RNG */
|
|
|
|
/**
|
|
* @brief Set connections to TIM1/15/16/17 Break inputs
|
|
* @rmtoll SYSCFG_CFGR2 CLL LL_SYSCFG_SetTIMBreakInputs\n
|
|
* SYSCFG_CFGR2 SPL LL_SYSCFG_SetTIMBreakInputs\n
|
|
* SYSCFG_CFGR2 PVDL LL_SYSCFG_SetTIMBreakInputs\n
|
|
* SYSCFG_CFGR2 ECCL LL_SYSCFG_GetTIMBreakInputs
|
|
* @param Break This parameter can be a combination of the following values:
|
|
* @ifnot STM32G070xx
|
|
* @arg @ref LL_SYSCFG_TIMBREAK_PVD (*)
|
|
* @endif
|
|
* @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY
|
|
* @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
|
|
* @arg @ref LL_SYSCFG_TIMBREAK_ECC
|
|
*
|
|
* (*) value not defined in all devices
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
|
|
{
|
|
#if defined(SYSCFG_CFGR2_PVDL)
|
|
MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_ECCL, Break);
|
|
#else
|
|
MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_ECCL, Break);
|
|
#endif /*SYSCFG_CFGR2_PVDL*/
|
|
}
|
|
|
|
/**
|
|
* @brief Get connections to TIM1/15/16/17 Break inputs
|
|
* @rmtoll SYSCFG_CFGR2 CLL LL_SYSCFG_GetTIMBreakInputs\n
|
|
* SYSCFG_CFGR2 SPL LL_SYSCFG_GetTIMBreakInputs\n
|
|
* SYSCFG_CFGR2 PVDL LL_SYSCFG_GetTIMBreakInputs\n
|
|
* SYSCFG_CFGR2 ECCL LL_SYSCFG_GetTIMBreakInputs
|
|
* @retval Returned value can be can be a combination of the following values:
|
|
* @ifnot STM32G070xx
|
|
* @arg @ref LL_SYSCFG_TIMBREAK_PVD (*)
|
|
* @endif
|
|
* @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY
|
|
* @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
|
|
* @arg @ref LL_SYSCFG_TIMBREAK_ECC
|
|
*
|
|
* (*) value not defined in all devices
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
|
|
{
|
|
#if defined(SYSCFG_CFGR2_PVDL)
|
|
return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_ECCL));
|
|
#else
|
|
return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_ECCL));
|
|
#endif /*SYSCFG_CFGR2_PVDL*/
|
|
}
|
|
|
|
/**
|
|
* @brief Check if SRAM parity error detected
|
|
* @rmtoll SYSCFG_CFGR2 SPF LL_SYSCFG_IsActiveFlag_SP
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)
|
|
{
|
|
return ((READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) == (SYSCFG_CFGR2_SPF)) ? 1UL : 0UL);
|
|
}
|
|
|
|
/**
|
|
* @brief Clear SRAM parity error flag
|
|
* @rmtoll SYSCFG_CFGR2 SPF LL_SYSCFG_ClearFlag_SP
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)
|
|
{
|
|
SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF);
|
|
}
|
|
|
|
#if defined(SYSCFG_CDEN_SUPPORT)
|
|
/**
|
|
* @brief Enable Clamping Diode on specific pin
|
|
* @rmtoll SYSCFG_CFGR2 PA1_CDEN LL_SYSCFG_EnableClampingDiode\n
|
|
* SYSCFG_CFGR2 PA3_CDEN LL_SYSCFG_EnableClampingDiode\n
|
|
* SYSCFG_CFGR2 PA5_CDEN LL_SYSCFG_EnableClampingDiode\n
|
|
* SYSCFG_CFGR2 PA6_CDEN LL_SYSCFG_EnableClampingDiode\n
|
|
* SYSCFG_CFGR2 PA13_CDEN LL_SYSCFG_EnableClampingDiode\n
|
|
* SYSCFG_CFGR2 PB0_CDEN LL_SYSCFG_EnableClampingDiode\n
|
|
* SYSCFG_CFGR2 PB1_CDEN LL_SYSCFG_EnableClampingDiode\n
|
|
* SYSCFG_CFGR1 PB2_CDEN LL_SYSCFG_EnableClampingDiode
|
|
* @param ConfigClampingDiode This parameter can be a combination of the following values:
|
|
* @arg @ref LL_SYSCFG_CFGR2_PA1_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PA3_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PA5_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PA6_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PA13_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PB0_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PB1_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PB2_CDEN
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_SYSCFG_EnableClampingDiode(uint32_t ConfigClampingDiode)
|
|
{
|
|
SET_BIT(SYSCFG->CFGR2, ConfigClampingDiode);
|
|
}
|
|
|
|
/**
|
|
* @brief Disable Clamping Diode on specific pin
|
|
* @rmtoll SYSCFG_CFGR2 PA1_CDEN LL_SYSCFG_DisableClampingDiode\n
|
|
* SYSCFG_CFGR2 PA3_CDEN LL_SYSCFG_DisableClampingDiode\n
|
|
* SYSCFG_CFGR2 PA5_CDEN LL_SYSCFG_DisableClampingDiode\n
|
|
* SYSCFG_CFGR2 PA6_CDEN LL_SYSCFG_DisableClampingDiode\n
|
|
* SYSCFG_CFGR2 PA13_CDEN LL_SYSCFG_DisableClampingDiode\n
|
|
* SYSCFG_CFGR2 PB0_CDEN LL_SYSCFG_DisableClampingDiode\n
|
|
* SYSCFG_CFGR2 PB1_CDEN LL_SYSCFG_DisableClampingDiode\n
|
|
* SYSCFG_CFGR1 PB2_CDEN LL_SYSCFG_DisableClampingDiode
|
|
* @param ConfigClampingDiode This parameter can be a combination of the following values:
|
|
* @arg @ref LL_SYSCFG_CFGR2_PA1_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PA3_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PA5_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PA6_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PA13_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PB0_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PB1_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PB2_CDEN
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_SYSCFG_DisableClampingDiode(uint32_t ConfigClampingDiode)
|
|
{
|
|
CLEAR_BIT(SYSCFG->CFGR2, ConfigClampingDiode);
|
|
}
|
|
/**
|
|
* @brief Indicates whether clamping diode(s) is(are) enabled.
|
|
* @rmtoll SYSCFG_CFGR2 PA1_CDEN LL_SYSCFG_IsEnabledClampingDiode\n
|
|
* SYSCFG_CFGR2 PA3_CDEN LL_SYSCFG_IsEnabledClampingDiode\n
|
|
* SYSCFG_CFGR2 PA5_CDEN LL_SYSCFG_IsEnabledClampingDiode\n
|
|
* SYSCFG_CFGR2 PA6_CDEN LL_SYSCFG_IsEnabledClampingDiode\n
|
|
* SYSCFG_CFGR2 PA13_CDEN LL_SYSCFG_IsEnabledClampingDiode\n
|
|
* SYSCFG_CFGR2 PB0_CDEN LL_SYSCFG_IsEnabledClampingDiode\n
|
|
* SYSCFG_CFGR2 PB1_CDEN LL_SYSCFG_IsEnabledClampingDiode\n
|
|
* SYSCFG_CFGR1 PB2_CDEN LL_SYSCFG_IsEnabledClampingDiode
|
|
* @param ConfigClampingDiode This parameter can be a combination of the following values:
|
|
* @arg @ref LL_SYSCFG_CFGR2_PA1_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PA3_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PA5_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PA6_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PA13_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PB0_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PB1_CDEN
|
|
* @arg @ref LL_SYSCFG_CFGR2_PB2_CDEN
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledClampingDiode(uint32_t ConfigClampingDiode)
|
|
{
|
|
return ((READ_BIT(SYSCFG->CFGR2, ConfigClampingDiode) == (ConfigClampingDiode)) ? 1UL : 0UL);
|
|
}
|
|
#endif /* SYSCFG_CDEN_SUPPORT */
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
|
|
* @{
|
|
*/
|
|
|
|
/**
|
|
* @brief Return the device identifier
|
|
* @note For STM32G081xx devices, the device ID is 0x460
|
|
* @rmtoll DBG_IDCODE DEV_ID LL_DBGMCU_GetDeviceID
|
|
* @retval Values between Min_Data=0x00 and Max_Data=0xFFF
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
|
|
{
|
|
return (uint32_t)(READ_BIT(DBG->IDCODE, DBG_IDCODE_DEV_ID));
|
|
}
|
|
|
|
/**
|
|
* @brief Return the device revision identifier
|
|
* @note This field indicates the revision of the device.
|
|
* @rmtoll DBG_IDCODE REV_ID LL_DBGMCU_GetRevisionID
|
|
* @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
|
|
{
|
|
return (uint32_t)(READ_BIT(DBG->IDCODE, DBG_IDCODE_REV_ID) >> DBG_IDCODE_REV_ID_Pos);
|
|
}
|
|
|
|
/**
|
|
* @brief Enable the Debug Module during STOP mode
|
|
* @rmtoll DBG_CR DBG_STOP LL_DBGMCU_EnableDBGStopMode
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
|
|
{
|
|
SET_BIT(DBG->CR, DBG_CR_DBG_STOP);
|
|
}
|
|
|
|
/**
|
|
* @brief Disable the Debug Module during STOP mode
|
|
* @rmtoll DBG_CR DBG_STOP LL_DBGMCU_DisableDBGStopMode
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
|
|
{
|
|
CLEAR_BIT(DBG->CR, DBG_CR_DBG_STOP);
|
|
}
|
|
|
|
/**
|
|
* @brief Enable the Debug Module during STANDBY mode
|
|
* @rmtoll DBG_CR DBG_STANDBY LL_DBGMCU_EnableDBGStandbyMode
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
|
|
{
|
|
SET_BIT(DBG->CR, DBG_CR_DBG_STANDBY);
|
|
}
|
|
|
|
/**
|
|
* @brief Disable the Debug Module during STANDBY mode
|
|
* @rmtoll DBG_CR DBG_STANDBY LL_DBGMCU_DisableDBGStandbyMode
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
|
|
{
|
|
CLEAR_BIT(DBG->CR, DBG_CR_DBG_STANDBY);
|
|
}
|
|
|
|
/**
|
|
* @brief Freeze APB1 peripherals (group1 peripherals)
|
|
* @rmtoll DBG_APB_FZ1 DBG_TIM2_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_TIM3_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_TIM4_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_TIM6_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_TIM7_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_RTC_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_WWDG_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_IWDG_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_I2C1_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_I2C2_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_LPTIM2_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_LPTIM1_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph
|
|
* @param Periphs This parameter can be a combination of the following values:
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*)
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*)
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM2_STOP (*)
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP (*)
|
|
*
|
|
* (*) value not defined in all devices
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
|
|
{
|
|
SET_BIT(DBG->APBFZ1, Periphs);
|
|
}
|
|
|
|
/**
|
|
* @brief Unfreeze APB1 peripherals (group1 peripherals)
|
|
* @rmtoll DBG_APB_FZ1 DBG_TIM2_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_TIM3_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_TIM4_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_TIM6_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_TIM7_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_RTC_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_WWDG_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_IWDG_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_I2C1_SMBUS_TIMEOUT LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_I2C2_SMBUS_TIMEOUT LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_LPTIM2_SMBUS_TIMEOUT LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
|
|
* DBG_APB_FZ1 DBG_LPTIM1_SMBUS_TIMEOUT LL_DBGMCU_APB1_GRP1_UnFreezePeriph
|
|
* @param Periphs This parameter can be a combination of the following values:
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*)
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*)
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM2_STOP (*)
|
|
* @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP (*)
|
|
*
|
|
* (*) value not defined in all devices
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
|
|
{
|
|
CLEAR_BIT(DBG->APBFZ1, Periphs);
|
|
}
|
|
|
|
/**
|
|
* @brief Freeze APB2 peripherals
|
|
* @rmtoll DBG_APB_FZ2 DBG_TIM1_STOP LL_DBGMCU_APB2_GRP1_FreezePeriph\n
|
|
* DBG_APB_FZ2 DBG_TIM14_STOP LL_DBGMCU_APB2_GRP1_FreezePeriph\n
|
|
* DBG_APB_FZ2 DBG_TIM15_STOP LL_DBGMCU_APB2_GRP1_FreezePeriph\n
|
|
* DBG_APB_FZ2 DBG_TIM16_STOP LL_DBGMCU_APB2_GRP1_FreezePeriph\n
|
|
* DBG_APB_FZ2 DBG_TIM17_STOP LL_DBGMCU_APB2_GRP1_FreezePeriph
|
|
* @param Periphs This parameter can be a combination of the following values:
|
|
* @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
|
|
* @arg @ref LL_DBGMCU_APB2_GRP1_TIM14_STOP
|
|
* @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP (*)
|
|
* @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
|
|
* @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
|
|
*
|
|
* (*) value not defined in all devices
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
|
|
{
|
|
SET_BIT(DBG->APBFZ2, Periphs);
|
|
}
|
|
|
|
/**
|
|
* @brief Unfreeze APB2 peripherals
|
|
* @rmtoll DBG_APB_FZ2 DBG_TIM1_STOP LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
|
|
* DBG_APB_FZ2 DBG_TIM14_STOP LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
|
|
* DBG_APB_FZ2 DBG_TIM15_STOP LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
|
|
* DBG_APB_FZ2 DBG_TIM16_STOP LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
|
|
* DBG_APB_FZ2 DBG_TIM17_STOP LL_DBGMCU_APB2_GRP1_UnFreezePeriph
|
|
* @param Periphs This parameter can be a combination of the following values:
|
|
* @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
|
|
* @arg @ref LL_DBGMCU_APB2_GRP1_TIM14_STOP
|
|
* @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP (*)
|
|
* @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
|
|
* @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
|
|
*
|
|
* (*) value not defined in all devices
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
|
|
{
|
|
CLEAR_BIT(DBG->APBFZ2, Periphs);
|
|
}
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
#if defined(VREFBUF)
|
|
/** @defgroup SYSTEM_LL_EF_VREFBUF VREFBUF
|
|
* @{
|
|
*/
|
|
|
|
/**
|
|
* @brief Enable Internal voltage reference
|
|
* @rmtoll VREFBUF_CSR VREFBUF_CSR_ENVR LL_VREFBUF_Enable
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_VREFBUF_Enable(void)
|
|
{
|
|
SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
|
|
}
|
|
|
|
/**
|
|
* @brief Disable Internal voltage reference
|
|
* @rmtoll VREFBUF_CSR VREFBUF_CSR_ENVR LL_VREFBUF_Disable
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_VREFBUF_Disable(void)
|
|
{
|
|
CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
|
|
}
|
|
|
|
/**
|
|
* @brief Enable high impedance (VREF+pin is high impedance)
|
|
* @rmtoll VREFBUF_CSR VREFBUF_CSR_HIZ LL_VREFBUF_EnableHIZ
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_VREFBUF_EnableHIZ(void)
|
|
{
|
|
SET_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
|
|
}
|
|
|
|
/**
|
|
* @brief Disable high impedance (VREF+pin is internally connected to the voltage reference buffer output)
|
|
* @rmtoll VREFBUF_CSR VREFBUF_CSR_HIZ LL_VREFBUF_DisableHIZ
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_VREFBUF_DisableHIZ(void)
|
|
{
|
|
CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
|
|
}
|
|
|
|
/**
|
|
* @brief Set the Voltage reference scale
|
|
* @rmtoll VREFBUF_CSR VREFBUF_CSR_VRS LL_VREFBUF_SetVoltageScaling
|
|
* @param Scale This parameter can be one of the following values:
|
|
* @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
|
|
* @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_VREFBUF_SetVoltageScaling(uint32_t Scale)
|
|
{
|
|
MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, Scale);
|
|
}
|
|
|
|
/**
|
|
* @brief Get the Voltage reference scale
|
|
* @rmtoll VREFBUF_CSR VREFBUF_CSR_VRS LL_VREFBUF_GetVoltageScaling
|
|
* @retval Returned value can be one of the following values:
|
|
* @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
|
|
* @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_VREFBUF_GetVoltageScaling(void)
|
|
{
|
|
return (uint32_t)(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRS));
|
|
}
|
|
|
|
/**
|
|
* @brief Check if Voltage reference buffer is ready
|
|
* @rmtoll VREFBUF_CSR VREFBUF_CSR_VRS LL_VREFBUF_IsVREFReady
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_VREFBUF_IsVREFReady(void)
|
|
{
|
|
return ((READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == (VREFBUF_CSR_VRR)) ? 1UL : 0UL);
|
|
}
|
|
|
|
/**
|
|
* @brief Get the trimming code for VREFBUF calibration
|
|
* @rmtoll VREFBUF_CCR VREFBUF_CCR_TRIM LL_VREFBUF_GetTrimming
|
|
* @retval Between 0 and 0x3F
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_VREFBUF_GetTrimming(void)
|
|
{
|
|
return (uint32_t)(READ_BIT(VREFBUF->CCR, VREFBUF_CCR_TRIM));
|
|
}
|
|
|
|
/**
|
|
* @brief Set the trimming code for VREFBUF calibration (Tune the internal reference buffer voltage)
|
|
* @note VrefBuf voltage scale is calibrated in production for each device,
|
|
* using voltage scale 1. This calibration value is loaded
|
|
* as default trimming value at device power up.
|
|
* This trimming value can be fine tuned for voltage scales 0 and 1
|
|
* using this function.
|
|
* @rmtoll VREFBUF_CCR VREFBUF_CCR_TRIM LL_VREFBUF_SetTrimming
|
|
* @param Value Between 0 and 0x3F
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_VREFBUF_SetTrimming(uint32_t Value)
|
|
{
|
|
WRITE_REG(VREFBUF->CCR, Value);
|
|
}
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
#endif /* VREFBUF */
|
|
|
|
/** @defgroup SYSTEM_LL_EF_FLASH FLASH
|
|
* @{
|
|
*/
|
|
|
|
/**
|
|
* @brief Set FLASH Latency
|
|
* @rmtoll FLASH_ACR FLASH_ACR_LATENCY LL_FLASH_SetLatency
|
|
* @param Latency This parameter can be one of the following values:
|
|
* @arg @ref LL_FLASH_LATENCY_0
|
|
* @arg @ref LL_FLASH_LATENCY_1
|
|
* @arg @ref LL_FLASH_LATENCY_2
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
|
|
{
|
|
MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
|
|
}
|
|
|
|
/**
|
|
* @brief Get FLASH Latency
|
|
* @rmtoll FLASH_ACR FLASH_ACR_LATENCY LL_FLASH_GetLatency
|
|
* @retval Returned value can be one of the following values:
|
|
* @arg @ref LL_FLASH_LATENCY_0
|
|
* @arg @ref LL_FLASH_LATENCY_1
|
|
* @arg @ref LL_FLASH_LATENCY_2
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
|
|
{
|
|
return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
|
|
}
|
|
|
|
/**
|
|
* @brief Enable Prefetch
|
|
* @rmtoll FLASH_ACR FLASH_ACR_PRFTEN LL_FLASH_EnablePrefetch
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_FLASH_EnablePrefetch(void)
|
|
{
|
|
SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
|
|
}
|
|
|
|
/**
|
|
* @brief Disable Prefetch
|
|
* @rmtoll FLASH_ACR FLASH_ACR_PRFTEN LL_FLASH_DisablePrefetch
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_FLASH_DisablePrefetch(void)
|
|
{
|
|
CLEAR_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
|
|
}
|
|
|
|
/**
|
|
* @brief Check if Prefetch buffer is enabled
|
|
* @rmtoll FLASH_ACR FLASH_ACR_PRFTEN LL_FLASH_IsPrefetchEnabled
|
|
* @retval State of bit (1 or 0).
|
|
*/
|
|
__STATIC_INLINE uint32_t LL_FLASH_IsPrefetchEnabled(void)
|
|
{
|
|
return ((READ_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) == (FLASH_ACR_PRFTEN)) ? 1UL : 0UL);
|
|
}
|
|
|
|
/**
|
|
* @brief Enable Instruction cache
|
|
* @rmtoll FLASH_ACR FLASH_ACR_ICEN LL_FLASH_EnableInstCache
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_FLASH_EnableInstCache(void)
|
|
{
|
|
SET_BIT(FLASH->ACR, FLASH_ACR_ICEN);
|
|
}
|
|
|
|
/**
|
|
* @brief Disable Instruction cache
|
|
* @rmtoll FLASH_ACR FLASH_ACR_ICEN LL_FLASH_DisableInstCache
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_FLASH_DisableInstCache(void)
|
|
{
|
|
CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICEN);
|
|
}
|
|
|
|
/**
|
|
* @brief Enable Instruction cache reset
|
|
* @note bit can be written only when the instruction cache is disabled
|
|
* @rmtoll FLASH_ACR FLASH_ACR_ICRST LL_FLASH_EnableInstCacheReset
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_FLASH_EnableInstCacheReset(void)
|
|
{
|
|
SET_BIT(FLASH->ACR, FLASH_ACR_ICRST);
|
|
}
|
|
|
|
/**
|
|
* @brief Disable Instruction cache reset
|
|
* @rmtoll FLASH_ACR FLASH_ACR_ICRST LL_FLASH_DisableInstCacheReset
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void LL_FLASH_DisableInstCacheReset(void)
|
|
{
|
|
CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICRST);
|
|
}
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
#endif /* defined (FLASH) || defined (SYSCFG) || defined (DBG) */
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* STM32G0xx_LL_SYSTEM_H */
|
|
|
|
|